

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/723,474	11/26/2003	Suan Jeung Boon	303.601US2	7644
21186	7590 05/02/2006		EXAMINER	
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. BOX 2938 MINNEAPOLIS. MN 55402			NGUYEN, DILINH P	
			ART UNIT	PAPER NUMBER
	-, · · · -		2814	
			DATE MAILED: 05/02/2006	6

Please find below and/or attached an Office communication concerning this application or proceeding.

		$\mathcal{M}_{\mathcal{I}}$				
	Application No.	Applicant(s)				
	10/723,474	BOON, SUAN JEUNG				
Office Action Summary	Examiner	Art Unit				
<u> </u>	DiLinh Nguyen	2814				
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	ith the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REI WHICHEVER IS LONGER, FROM THE MAILING - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory peri - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a iod will apply and will expire SIX (6) MO tute, cause the application to become A	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>07</u>	7 February 2006.					
2a)⊠ This action is FINAL . 2b)☐ T	This action is FINAL . 2b) This action is non-final.					
3) Since this application is in condition for allow	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.I). 11, 453 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>19-25 and 51-61</u> is/are pending in 4a) Of the above claim(s) is/are without 5)□ Claim(s) is/are allowed. 6)⊠ Claim(s) <u>19-25 and 51-61</u> is/are rejected. 7)□ Claim(s) is/are objected to. 8)□ Claim(s) are subject to restriction and	Irawn from consideration.					
Application Papers						
9) The specification is objected to by the Exam 10) The drawing(s) filed on is/are: a) a Applicant may not request that any objection to t Replacement drawing sheet(s) including the corr 11) The oath or declaration is objected to by the	accepted or b) objected to the drawing(s) be held in abeya rection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the p application from the International Bur * See the attached detailed Office action for a least	ents have been received. ents have been received in a priority documents have been reau (PCT Rule 17.2(a)).	Application No n received in this National Stage				
		• ,				
Attachment(s)	_					
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) 		Summary (PTO-413) (s)/Mail Date				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/Paper No(s)/Mail Date		Informal Patent Application (PTO-152)				

Art Unit: 2814

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 19 and 21-25, 51-54, 56-58 and 60-61 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gillespie (U.S. Pat. 5898858) (previously applied) in view of Capote et al. (U.S. Pat. 6121689) (previously applied) and Gilleo (U.S. Pat. 6265776) (newly cited).

Gillespie discloses an electronic system comprising:

a processor and a memory controller are integrated into a BGA chip package (fig. 3, abstract).

Gillespie does not explicitly disclose the chip package includes an adhesive layer covering the chip and having an array of openings aligned with connection pads having a chamfer opposite the first surface of the adhesive layer at each of the openings and a conductive a conductive material substantially filling the array of openings.

However, Capote et al. disclose a flip chip includes:

a first semiconductor device 10 having a first side and a second side, the first side comprising a first array of connection pads 24, the connection pads electrically coupled to circuits on the first semiconductor device;

Art Unit: 2814

an adhesive layer 22 covering the first side of the first semiconductor device with a first surface of the adhesive layer contacting the first side, the adhesive layer having an array of openings 28 (fig. 6) substantially aligned with one or more connection pads of the first array of connection pads; and

a conductive material 30 substantially filling the array of openings (figs. 3, 6-7, column 7, lines 60 et seq.) in order to provide a flip chip configuration.

Gilleo discloses a semiconductor device comprising a wafer 12; an underfill layer 18 covering the first side of the wafer 12 with a first surface of the underfill layer contacting the first side and having a chamfer, opposite the first surface of the underfill layer 18 (cover fig.) in order to form the contact angles at the interface between the flux coating and the underfill layer (column 8, lines 2-3).

Therefore, it would have been obvious to one having ordinary in the art at the time the invention was made to modify the device structure of Gillespie by having an adhesive layer covering the chip and having an array of openings aligned with connection pads having a chamfer and a conductive material substantially filling the array of openings, as taught by Capote et al. and Gilleo, in order to provide a flip chip configuration without bending the chip and substrate and form the contact angles at the interface between the flux coating and the underfill layer.

- Regarding claim 21, Capote et al. disclose that the adhesive layer 22 is comprised of film layer (fig. 3, column 8, lines 12-18).
- Regarding claim 22, Capote et al. disclose that the adhesive layer includes a curable, fluid material (fig. 3, column 8, lines 17-18).

Art Unit: 2814

Regarding claim 23, Capote et al. disclose that the conductive material is solder
 30 (fig. 7, column 9, lines 3).

Page 4

- Regarding claim 24, Capote et al. disclose that the conductive material is cylindrical in shape (fig. 7).
- Regarding claim 25, Capote et al. disclose that the conductive material is sphereshaped (fig. 3).
- Regarding claim 52, Capote et al. disclose that the adhesive layer includes a thermoplastic material (column 22, lines 16-17).
- Regarding claims 51-53, Gilleo discloses that the underfill layer 18 includes a
 thermoplastic material or thermoset material (column 4, lines 30-32) and the
 underfill layer 18 would includes an elastomer.
- Regarding claim 54, Capote et al. discloses that the adhesive layer 22 is applied
 to the chip in either liquid or adhesive tape form; therefore, the adhesive layer
 includes a pressure-sensitive material (column 8, lines 17-18).
- Regarding claim 56, Capote et al. disclose that the conductive material includes
 a conductive paste (column 3, lines 54-55) that hardens upon curing.
- Regarding claim 57, Capote et al. disclose that the conductive material includes
 a conductive that hardens upon curing and it would have been obvious to one
 having ordinary skill in the art to have the conductive material includes a
 conductive gel.
- Regarding claim 58, Capote et al. discloses that the conductive material 30 is column-shaped (fig. 7).

Art Unit: 2814

 Regarding claim 60, Capote et al. disclose that the conductive material 30 is flush with a surface of the adhesive layer 22 opposite the first surface of the adhesive layer (fig. 8).

- Regarding claim 61, Capote et al. disclose that the conductive material 30 protrudes beyond a surface of the adhesive layer 22 (fig. 7).
- 3. Claims 20, 55 and 59 are rejected under 35 U.S.C. 103(a) as being unpatentable over Gillespie (U.S. Pat. 5898858) (previously applied) in view of Capote et al. (U.S. Pat. 6121689) (previously applied) and Gilleo (U.S. Pat. 6265776) (newly cited) as applied to claim 19 above, and further in view of Toyosawa et al. (U.S. Pat. 6337257) (previously applied).

Gillespie, Capote et al. and Gilleo substantially disclose all the limitations as claimed above except for a protective material substantially covering the second side of the semiconductor device.

However, Toyosawa et al. disclose a semiconductor package comprising a second surface 36 of a semiconductor chip 32 are in contact with a protective tape (cover fig., column 12, lines 28-30). Therefore, it would have been obvious to one having ordinary in the art at the time the invention was made to modify the device structure of Capote et al. by having a protective material covering the second side of the semiconductor device, as taught by Toyosawa et al., in order to protect and reinforced the back surface of the semiconductor chip (column 12, lines 28-30).

 Regarding claim 55, it would have been obvious to form the protective coating or the protective tape includes an epoxy.

Art Unit: 2814

 Regarding claim 59, Toyosawa et al. disclose the second side of the first semiconductor device includes a bonding layer (column 12, lines 28-30).

Response to Arguments

Applicant's arguments with respect to claims 19-25 and 51-61 have been considered but are most in view of the new ground(s) of rejection. See the above new ground of rejection.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

Application/Control Number: 10/723,474 Page 7

Art Unit: 2814

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DLN

HOAI PHAM
PRIMARY EXAMINER